AFI Electronics
  • Comments
  • Immutable Page
  • Menu
    • Navigation
    • RecentChanges
    • FindPage
    • Local Site Map
    • Help
    • HelpContents
    • HelpOnMoinWikiSyntax
    • Display
    • Attachments
    • Info
    • Raw Text
    • Print View
    • Edit
    • Load
    • Save
  • Login

Navigation

  • FirstPage
  • ADC
  • TDC
  • Logical
  • Interfaces
  • Systems
  • Documentation
  • Contacts
  • PrivatePage
  • RecentChanges
PCI Digitizer, VME TDC, PCI VME Master, Data Acquisition System

Upload page content

You can upload content for the page named below. If you change the page name, you can also upload content for another page. If the page name is empty, we derive the page name from the file name.

File to load page content from
Page name
Comment

  • SPI_NOR_Flash_Programmer

SPI NOR Flash Memory Programmer

HDL: https://afi-git.jinr.ru/fpga/modules/

Supported SPI Flash devices:

  • Micron
    • N25Q (128Mb, 256Mb, 512Mb)
    • MT25Q (128Mb, 256Mb, 512Mb)

SDB

  • SDB Device ID 0x6e0f7007

  • RegIO base address - 0x7000, address mask - 0x00FF.

Register description ver. 2.0

  • 00h - Identification 0x6e0f7007, 32 bits, RO, static
  • 02h - Control, 16 bits, R/W
    • [14:0] - reserved
    • [15] - enable SPI 4-byte address mode
  • 04h - Test, unused, 16 bits, R/W
  • 05h - Command, 16 bits, R/W
  • 06h - SPI status, 16 bits, RO
  • 08h - SPI address, 16 bits, R/W
  • 0Fh - Warm boot (IPROG), 16 bits, R/W
  • 80h-FFh - SPI data, 16 bits, R/W

Register description ver. 1.0

Registers

00h

15:0

Control

R/W

03h

15:0

Test, unused

R/W

05h

15:0

Command

R/W

06h

15:0

SPI status

RO

08h

31:0

SPI address

R/W

0Fh

15:0

Warm boot (IPROG)

R/W

80h-FFh

15:0

SPI data

R/W

Warm boot register 0F

Register 0F read value FB01 indicates warm boot feature presence.

Write DEAD to register 0F starts FPGA reconfiguration immediately (warm boot)

Software: afi-dev-flash-prog


SDB FPGA_Core