AFI Electronics
  • Comments
  • Immutable Page
  • Menu
    • Navigation
    • RecentChanges
    • FindPage
    • Local Site Map
    • Help
    • HelpContents
    • HelpOnMoinWikiSyntax
    • Display
    • Attachments
    • Info
    • Raw Text
    • Print View
    • Edit
    • Load
    • Save
  • Login

Navigation

  • FirstPage
  • ADC
  • TDC
  • Logical
  • Interfaces
  • Systems
  • Documentation
  • Contacts
  • PrivatePage
  • RecentChanges
PCI Digitizer, VME TDC, PCI VME Master, Data Acquisition System

Upload page content

You can upload content for the page named below. If you change the page name, you can also upload content for another page. If the page name is empty, we derive the page name from the file name.

File to load page content from
Page name
Comment

  • Run Statistic Module

Run Statistic Module

  • SDB Device ID 0x5d28c101

Register Map

address space 0x00 - 0xFF

default base address: 0x0700

00h - 3Fh

Control

80h - BFh

Timers

C0h - FFh

Counters

Every register is 64 bits width. Actual counters width is 48 bits.

Control

00h - Identification, 32 bits, RO

  • 5d28c101

02h - Control, 16 bits, R/W

  • [0] - reset

03h - Lock, 16 bits, R/W

  • [0] - lock counters

04h - Frequency, 32 bits, RO

  • timer clock frequency, Hz

Timers

Index

Offset

Description

Option

0

00

Total Time

Total

1

04

Run Time

Run

2

08

Total Busy Time

Run

3

0C

ADC Busy Time

Run

4

10

TDC Busy Time

Run

5

14

Readout Busy Time

Run

6

18

External Veto Time

Run

Counters

Index

Offset

Description

Type

Option

0

00

Accepted Triggers

Edge

Run

1

04

Blocked Triggers

Edge

Run

2

08

Vetoed Triggers

Edge

Run

3

0C

Discarded Triggers

Edge

~Run

4

10

Reserved

n/a

n/a

...

...

...

...

15

3C

n/a

n/a


SDB