AFI Electronics
  • Comments
  • Immutable Page
  • Menu
    • Navigation
    • RecentChanges
    • FindPage
    • Local Site Map
    • Help
    • HelpContents
    • HelpOnMoinWikiSyntax
    • Display
    • Attachments
    • Info
    • Raw Text
    • Print View
    • Edit
    • Load
    • Save
  • Login

Navigation

  • FirstPage
  • ADC
  • TDC
  • Logical
  • Interfaces
  • Systems
  • Documentation
  • Contacts
  • PrivatePage
  • RecentChanges
PCI Digitizer, VME TDC, PCI VME Master, Data Acquisition System

Upload page content

You can upload content for the page named below. If you change the page name, you can also upload content for another page. If the page name is empty, we derive the page name from the file name.

File to load page content from
Page name
Comment

  • DataFormatTTCM

TTCM Raw Data Format

Hardware: FVME2TM, TTCM, MTDC-64

See also: VME DAQ Rawdata Format

Data types

0

logic state counters, matched (excluding dead time)

1

logic state counters, all (unblocked)

2

3

4

timestamp low

5

timestamp high

6

7

input counters

Normal spill data

4 - timestamp low

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

4

reserved

timestamp bits 23:0

5 - timestamp high and trigger bits

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

5

timestamp bits 31:24

Ext. trigger word

trigger word

7 - input counters

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

7

unblocked input count

Counter number is its position in readout data.

Timestamp frequency: 80 MHz

End of spill data

0 - logic state counters, matched (excluding dead time)

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

0

matched and triggered logic state count

1 - logic state counters, all (triggered and dead time)

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

1

unblocked logic state count

First logic state (number 0) is the trigger output

Trigger Word Bits (TTCM board)

  • [0] - pulser 305 Hz
  • [7:1] - NIM7..NIM1 (NIM line)
  • [8] - LVDS1 (ST line)
  • [9] - LVDS6 (TQDC1 line)
  • [10] - LVDS10 (TQDC1 line)
  • [11] - LVDS14 (TQDC1 line)
  • [12] - LVDS18 (TQDC2 line)
  • [13] - LVDS22 (TQDC2 line)
  • [14] - LVDS26 (TQDC2 line)
  • [15] - LVDS30 (TQDC2 line)

Trigger Word Bits (MTDC-64 board)

  • [0] - pulser 305 Hz
  • [1] - NIM
  • [2] - Hit
  • [3] - TLU
  • [4] - LVDS

Input Counters Mapping (TTCM board)

Input counter are enabled by TTC SPILL signal. The mapping between counter number, input channel and trigger logic line is following:

  • [0] - pulser
  • [1] - NIM1 (NIM line)
  • [2] - NIM2 (NIM line)
  • [3] - NIM3 (NIM line)
  • [4] - NIM4 (NIM line)
  • [5] - NIM5 (NIM line)
  • [6] - NIM6 (NIM line)
  • [7] - NIM7 (NIM line)
  • [8] - LVDS1 (ST line)
  • [9] - LVDS2 (unised)
  • [10] - LVDS3 (unused)
  • [11] - LVDS4 (unused)
  • [12] - LVDS5 (unused)
  • [13] - LVDS6 (TQDC1 line)
  • [14] - LVDS7 (unused)
  • [15] - LVDS8 (unused)
  • [16] - LVDS9 (unused)
  • [17] - LVDS10 (TQDC1 line)
  • [18] - LVDS11 (unused)
  • [19] - LVDS12 (unused)
  • [20] - LVDS13 (unused)
  • [21] - LVDS14 (TQDC1 line)
  • [22] - LVDS15 (unused)
  • [23] - LVDS16 (unused)
  • [24] - LVDS17 (unused)
  • [25] - LVDS18 (TQDC2 line)
  • [26] - LVDS19 (unused)
  • [27] - LVDS20 (unused)
  • [28] - LVDS21 (unused)
  • [29] - LVDS22 (TQDC2 line)
  • [30] - LVDS23 (unused)
  • [31] - LVDS24 (unused)
  • [32] - LVDS25 (unused)
  • [33] - LVDS26 (TQDC2 line)
  • [34] - LVDS27 (unused)
  • [35] - LVDS28 (unused)
  • [36] - LVDS29 (unused)
  • [37] - LVDS30 (TQDC2 line)
  • [38] - LVDS31 (unused)
  • [39] - LVDS32 (unused)


RawData