AFI Electronics
  • Comments
  • Immutable Page
  • Menu
    • Navigation
    • RecentChanges
    • FindPage
    • Local Site Map
    • Help
    • HelpContents
    • HelpOnMoinWikiSyntax
    • Display
    • Attachments
    • Info
    • Raw Text
    • Print View
    • Edit
    • Load
    • Save
  • Login

Navigation

  • FirstPage
  • ADC
  • TDC
  • Logical
  • Interfaces
  • Systems
  • Documentation
  • Contacts
  • PrivatePage
  • RecentChanges
PCI Digitizer, VME TDC, PCI VME Master, Data Acquisition System

Upload page content

You can upload content for the page named below. If you change the page name, you can also upload content for another page. If the page name is empty, we derive the page name from the file name.

File to load page content from
Page name
Comment

  • TDC64VHLE

TDC64VHLE

attachment:tdc64vhle_1280px.png
TDC64VHLE is 64-channel 25 ps multihit timestamping TDC

Specification

  • 64 channels, differential 100 Ω input (LVDS only)
  • TDC: timestamping, 25ps bin size*

  • +5 V 0.85 A (measured on pcb V2)
  • +3.3 V 9 A (measured on pcb V2)

Interface

  • VXS (time, trigger and data using Fe-Link)
  • VME64x interface
  • VMEDAQ TTC bus (Clock, Trigger)

Stadalone option

  • SFP serial interconnect (Ethernet)
  • Time Synchronization by White Rabbit or FE-Link

Programmers docs - TODO

TODO:

  • Registers description (Eth/VME)
  • Data format description (Eth/VME)


TDC VME WhiteRabbit