MAC CSR 1.0
Part of Network Port Registers
Registers |
|||
00h |
31:0 |
Identification 8b9a8b2b |
RO |
02h |
31:0 |
Control |
R/W |
04h |
31:0 |
Status |
RO |
06h |
15:0 |
MTU size, bytes |
RO |
|
|||
10h |
31:0 |
RX frame count |
RO |
12h |
31:0 |
RX error count |
RO |
14h |
31:0 |
TX frame count |
RO |
16h |
31:0 |
TX error count |
RO |
18h |
31:0 |
RX CRC error count |
RO |
1Ah |
31:0 |
RX pause frame count |
RO |
1Ch |
31:0 |
local fault count |
RO |
1Eh |
31:0 |
remote fault count |
RO |
20h |
31:0 |
RX FIFO overflow count |
RO |
22h |
31:0 |
RX FIFO underflow count |
RO |
24h |
31:0 |
TX FIFO overflow count |
RO |
26h |
31:0 |
TX FIFO underflow count |
RO |
|
|||
Register description
Status register bits |
|
0 |
rx frame |
1 |
rx error |
2 |
tx frame |
3 |
tx error |
|
|